AP0100CS集成了Aptina的先進圖像處理管道(pipeline)，具有令人驚嘆的視頻和低光照性能。借助用于寬動態范圍圖像再現(rendering)的高級局部色調映射(Advanced Local Tone Mapping, ALTM)功能，即使在非常困難的高對比度照明條件下也能夠生成高質量的視頻。AP0100CS集成了具有高級轉換器功能的NTSC/PAL編碼器，可以提供模擬CCTV市場所需的高TV線分辨率。

這款產品為中國市場設計人員提供了過去無法獲取全新相機設計方案;也就是說，能夠利用高端IP相機傳感器的高分辨率、內在的卓越低光照性能及WDR能力，移植應用于模擬CCTV監控領域。這種強大的設計靈活性將會帶來令人激動的新型監控攝像機。

典型操作

A typical READ or WRITE sequence begins by the master generating a start condition on the bus. After the start condition, the master sends the 8-bit slave address/data direction byte. The last bit indicates whether the request is for a READ or a WRITE, where a “0” indicates a WRITE and a “1” indicates a READ. If the address matches the address of the slave device, the slave device acknowledges receipt of the address by generating an acknowledge bit on the bus.

If the request was a WRITE, the master then transfers the 16-bit register address to which a WRITE will take place. This transfer takes place as two 8-bit sequences and the slave sends an acknowledge bit after each sequence to indicate that the byte has been received. The master will then transfer the 16-bit data, as two 8-bit sequences and the slave sends an acknowledge bit after each sequence to indicate that the byte has been received. The master stops writing by generating a (re)start or stop condition. If the request was a READ, the master sends the 8-bit write slave address/data direction byte and 16-bit register address, just as in the write request. The master then generates a (re)start condition and the 8-bit read slave address/data direction byte, and clocks out the register data, 8 bits at a time. The master generates an acknowledge bit after each 8- bit transfer. The data transfer is stopped when the master sends a no-acknowledge bit.

單次隨機讀

Figure1 shows the typical READ cycle of the host to the address. The first two bytes sent by the host are an internal 16-bit register address. The following 2-byte READ cycle sends the contents of the registers to host.

Figure 1: Single READ from Random Location